Machine Learning Routes Chips

SANTA ROSA, Calif.—The future of chip routing will be covered by the fastest machine learning methods—gone are auto-routing algorithms for billion transistors chips, according to the International Symposium of Physical Design 2016 (ISPD, 2016, April 3-6, Santa Rosa, Calif.) ISPD 2016 concluded its sessions with award ceremonies for best solution to its annual design contest and its best-paper awards, which featured machine learning of a power distribution network. The ISPD 2016 contest was for the first time a routing problem for interconnecting a field-programmable gate array (FPGA). With Xilinx as the sponsor, the contest involved using a Xilinx XCVU095 FPGA, a part in the 20-nanometer Virtex UltraScale family (the XCVU095 has 67,200 configurable logic blocks (CLBs), 880 input/output (I/O) locations, 770 multiplier (DSP) locations, and 1730 block random access memory…

Link to Full Article: Machine Learning Routes Chips

Pin It on Pinterest

Share This

Join Our Newsletter

Sign up to our mailing list to receive the latest news and updates about and the Informed.AI Network of AI related websites which includes Events.AI, Neurons.AI, Awards.AI, and Vocation.AI

You have Successfully Subscribed!